Implementation of VLSI interconnect design

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Interconnect design with VLSI CMOS

Historically, high-performance logic circuit interchip design has focused on bipolar emitter-coupled logic (ECL) circuits and signals, but VLSl CMOS has attained performance levels at which problems unique to its characteristics must be addressed for design optimization. In this paper, CMOS interchip circuit models are applied to develop packaging and wiring constraints for synchronous communic...

متن کامل

Facilitating interconnect-based VLSI design

Since interconnect is becoming a limiting constraint for microelectronics technology, VLSI design curricula and supporting CAD tools require significant change. We describe the introduction of Rensselaer’s Interconnect Performance Estimator (RIPE) into a VLSI design class.

متن کامل

VLSI Interconnect Design Automation Using Quantitativeand Symbolic

| This paper presents a framework for design automation of VLSI interconnect geometries. Crosstalk, overshoot , undershoot, signal delay, and the line impedance are the design performance parameters under consideration. Since the dependence of electrical performance parameters on geometry is not easily deened, both qualitative and quantitative techniques are used. Two knowledge bases are introd...

متن کامل

Delay Analysis in Carbon Nanotube Bundle Interconnect For VLSI Design

This paper proposes to study the performance of carbon nanotube bundle in terms of delay as a VLSI interconnect at 32nm technology node. Output waveform and 90% propagation delay are analytically determined and compared with SPICE simulation result. Alpha power law model is used for representing the transistors of CMOS driver. SPICE simulation result reveals that delay increases with increase i...

متن کامل

Design of VLSI Implementation-Oriented LDPC Codes

Recently, low-density parity-check (LDPC) codes have attracted much attention because of their excellent errorcorrecting performance and highly parallelizable decoding scheme. However, the effective VLSI implementation of an LDPC decoder remains a big challenge and is a crucial issue in determining how well we can exploit the benefits of the LDPC codes in the real applications. In this paper, f...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Advanced Technology and Engineering Exploration

سال: 2018

ISSN: 2394-5443,2394-7454

DOI: 10.19101/ijatee.2018.542006